



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/961,125	09/21/2001	Ciaran Gerard O'Donnell	US 018157	4203

7590

02/18/2005

Corporate Patent Counsel

U.S. Philips Corporation

P.O. BOX 3001

BRIARCLIFF MANOR, NY 10510

EXAMINER

MYERS, PAUL R

ART UNIT

PAPER NUMBER

2112

DATE MAILED: 02/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 1-30 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-4, 8-19, 21, and 25-30 rejected under 35 U.S.C. 103(a) as being unpatentable over Zou PN 6,160,796 in view of James et al PN 6,539,450.

As per claims 1 and 2, Zou discloses the claimed invention including a home control platform comprising: a plurality of serial buses (1394 bus 30a-f) that are configured to provide interconnections among a plurality of processing units (12, 14, 16, 18, 20, 22, 24), a bus allocation control unit (CMM 250) that is configured to receive requests for bandwidth allocation from the plurality of processing units, and to provide allocations of subsets of the plurality of serial buses to satisfy the requests (col. 9, lines 45-64). Zou does not expressly teach the control unit aggregates multiple serial buses to satisfy a single bandwidth request. James et al teaches a controller (IRM) in a home network that aggregates multiple serial buses to satisfy a single bandwidth request (Column 9 lines 22-32). It would have been obvious to a person of ordinary

Art Unit: 2112

skill in the art at the time of the invention to allow for the one bandwidth request to handle multiple buses because this would have allowed for efficient handling of interconnected buses.

As per claim 3, Zou discloses the home control platform of claim 2, wherein the at least one processing unit includes at least one of: an MPEG decoder, an MPEG encoder a signal processor, a variable-length decoder, a variable-length encoder, a coder-decoder, a video CODEC, an audio CODEC, a Fast-Fourier-Transform device, a Discrete-Cosine-Transform device, a video processor, and an audio processor (e.g. fig. 1; fig. 2; col. 2, lines 60-65).

As per claim 4, Zou discloses the home control platform of claim 2, wherein the at least one processing unit includes at least one of: a serial-to-parallel converter, a parallel-to-serial converter, a bus arbitrator, a bus router, and a direct-memory-access device (e.g. fig. 2; fig. 4; fig. 5A, 5B)

As per claim 8, Zou further discloses at least one control processor (DCM) that is configured to provide control of data transfer among the plurality of processing units (col. 7, lines 5-8).

As per claim 9, Zou discloses the home control platform of claim 8, wherein the at least one control processor includes at least one of: a network interface, a network manager, a browser, and a user interface (col. 8, lines 30-31).

Art Unit: 2112

As per claim 10, Zou discloses the home control platform of claim 9, wherein the at least one control processor includes at least one of: a serial-to-parallel converter, a parallel-to-serial converter, a bus arbitrator, a bus router, a protocol stack, and a direct-memory-access device (col. 9, lines 1-10).

As per claim 11, Zou discloses the home control platform of claim 8, wherein the at least one control processor includes: a bus interface unit (fig. 2), operably coupled to the plurality of serial buses, that is configured to effect transfer of data via the plurality of serial buses, and a central processing unit (101), operably coupled to the bus interface unit, that is configured to process input data from the bus interface unit, and is configured to provide processed data to the bus interface unit (col. 8, lines 15-34).

As per claim 12, Zou discloses the home control platform of claim 11, wherein the at least one control processor further includes an SDRAM (memory; fig. 2).

As per claim 13, Zou discloses the home control platform of claim 8, wherein the at least one control processor further includes a microkernel that is configured to provide base operating system services that include at least one of: semaphores, messaging, scheduling, exception management, task management, and memory management (col. 9, lines 5-67).

Art Unit: 2112

As per claim 14, Zou discloses the home control platform of claim 13, wherein the at least one control processor further includes an interface that is configured to couple the microkernel to a standard operating system (col. 12, lines 1 et seq.; fig. 3; fig. 8).

As per claim 15, Zou discloses the home control platform of claim 14, wherein the standard operating system includes one of: Vxworks, WinCE, and LINUX (col. 8, lines 31 et seq.).

As per claim 16, Zou discloses the home control platform of claim 13, wherein the task management is configured to provide direct access to at least one of the plurality of processing units, the at least one of the plurality of processing units being configured as a coprocessor, and the direct access being provided through a coprocessor interface layer (col. 8, lines 1-67).

As per claim 17, Zou discloses the home control platform of claim 8, wherein the at least one control processor is further configured to provide at least one of: task memory and CPU space isolation, virus protection, and money management (col. 8, lines 15-29).

As per claim 18, Zou discloses the home control platform of claim 8, wherein the at least one control processor is further configured to provide an interface between the home control platform and at least one legacy consumer product, the at least one legacy consumer product includes at least one of: a television, a telephone, an audio system, a video system, and an appliance (fig. 1A).

As per claim 19, Zou discloses the home control platform of claim 8, wherein the at least one control processor includes at least one of: a voice recognition system, a voice synthesis system, and a wireless device interface system (e.g. CD system; fig. 1A).

As per claim 21, Zou discloses the home control platform of claim 1, further including a power supply that is configured to provide power to one or more of the plurality of processing units in that power supply are inherent in each system in order for the devices to function.

As per claim 25, Zou discloses a control processor (e.g. top-set-box) for use in a home control platform, comprising: a bus interface unit, operably coupled to a plurality of serial buses of the home control platform, that is configured to effect transfer of data via the plurality of serial buses (1394; 30a-f), based on an allocation of a select one or more buses of the plurality of serial buses by the home control platform (col. 9, lines 45-64), and a central processing unit, operably coupled to the bus interface unit, that is configured to process input data from the bus interface unit, and is configured to provide processed data to the bus interface unit (fig. 2).

As per claim 26, Zou discloses the control processor of claim 25, further including a microkernel that is configured to provide base operating system services that include at least one of: semaphores, messaging, scheduling, exception management, task management, and memory management (col. 9, lines 5-67).

Art Unit: 2112

As per claim 27, Zou discloses the control processor of claim 26, further including an interface that is configured to couple the microkernel to a standard operating system (col. 12, lines 1 et seq.; fig. 3; fig. 8).

As per claim 28, Zou discloses the control processor of claim 26, wherein the task management is configured to provide direct access to at least one of a plurality of processing units, the at least one of the plurality of processing units being configured as a coprocessor, and the direct access being provided through a coprocessor interface layer (col. 8, lines 1-67).

As per claim 29, Zou discloses the control processor of claim 25, further including: an interface between the home control platform and at least one legacy consumer product, wherein the at least one legacy consumer product includes at least one of: a television, a telephone, an audio system, a video system, and an appliance (fig. 1A)

As per claim 30, Zou discloses the control processor of claim 25, further including at least one of: a voice recognition system, a voice synthesis system, and a wireless device interface system (e.g. CD system; fig. 1A).

4. Claims 5-7, 20, 22-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zou in view of James et al PN 6,539,450 as applied to claim 1 above and further in view of Brotz et al. (USPN 6,374,404; Brotz).

Art Unit: 2112

As per claims 5-7 and 20, Zou in view of James et al discloses the invention as applied to claim 1 above. Zou does not explicitly disclose at least one processing unit includes: a filter unit, and a SDRAM and wherein the filter unit is configured to be programmable; and wherein each of the plurality of serial buses is configured to be self-timing.

Brotz, in the system of providing intelligent devices in a HAVI system, teach the use of an intelligent filter system (300) in a set-top-box (fig. 3) and a SDRAM (cache memory 102a) wherein the filter system 300 is programmable to filter web pages (col. 2, lines 60-67; col. 9, lines 5-14). Brotz further teaches the use of self-timing bus (col. 11, lines 60 et seq. to col. 12, lines 1-14).

It would have been obvious to one of ordinary skill in the home network system art at the time the invention was made to employ a programmable filtering system and memory in the HAVI system such as that of Zou as taught by Brotz. Brotz teaches that the a programmable filtering system and memory would allow users to cache the most frequently viewed web pages and would enable the system to update the user/viewer selections based on the behavior and viewing patterns/history of the user. With the provision of the cache memory 102e therefore increases the user's internet connectivity experience by eliminating any perceived latencies for selected web pages that are associated with a cache hit. (col. 10, lines 20-24).

As per claims 22-24, Zou discloses the claimed invention including a processing unit for use in a home control platform (e.g. figs. 1-2) comprising: a bus interface unit, processor and plurality of serial buses (1394; 30a-f). Zou does not disclose at least one processing unit includes: a filter unit, and a SDRAM and wherein the filter unit is configured to be programmable.

Art Unit: 2112

Brotz, in the system of providing intelligent devices in a HAVI system, teach the use of an intelligent filter system (300) in a set-top-box (fig. 3) and a SDRAM (cache memory 102a) wherein the filter system 300 is programmable to filter web pages (col. 2, lines 60-67; col. 9, lines 5-14). Brotz further teaches the use of self-timing bus (col. 11, lines 60 et seq. to col. 12, lines 1-14).

It would have been obvious to one of ordinary skill in the home network system art at the time the invention was made to employ a programmable filtering system and memory in the HAVI system such as that of Zou as taught by Brotz. Brotz teaches that the a programmable filtering system and memory would allow users to cache the most frequently viewed web pages and would enable the system to update the user/viewer selections based on the behavior and viewing patterns/history of the user. With the provision of the cache memory 102e therefore increases the user's internet connectivity experience by eliminating any perceived latencies for selected web pages that are associated with a cache hit. (col. 10, lines 20-24).

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2112

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul R. Myers whose telephone number is 703 305 9656. The examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703 305 4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PRM
August 27, 2004



PAUL R. MYERS
PRIMARY EXAMINER

Notice of References Cited	Application/Control No. 09/961,125	Applicant(s)/Patent Under Reexamination O'DONNELL, CIARAN GERARD	
	Examiner Paul R. Myers	Art Unit 2112	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,539,450	03-2003	James et al.	710/306
	B	US-4,852,089	07-1989	Berry et al.	370/468
	C	US-5,991,292	11-1999	Focsaneanu et al.	370/352
	D	US-6,769,046	07-2004	Adams et al.	710/316
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.